mirror of
https://github.com/azahar-emu/dynarmic
synced 2025-11-07 07:29:59 +01:00
108 lines
3.0 KiB
C++
108 lines
3.0 KiB
C++
/* This file is part of the dynarmic project.
|
|
* Copyright (c) 2018 MerryMage
|
|
* This software may be used and distributed according to the terms of the GNU
|
|
* General Public License version 2 or any later version.
|
|
*/
|
|
|
|
#include "frontend/A64/translate/impl/impl.h"
|
|
|
|
namespace Dynarmic::A64 {
|
|
|
|
bool TranslatorVisitor::SBFM(bool sf, bool N, Imm<6> immr, Imm<6> imms, Reg Rn, Reg Rd) {
|
|
if (sf && !N) {
|
|
return ReservedValue();
|
|
}
|
|
|
|
if (!sf && (N || immr.Bit<5>() || imms.Bit<5>())) {
|
|
return ReservedValue();
|
|
}
|
|
|
|
const u8 R = immr.ZeroExtend<u8>();
|
|
const u8 S = imms.ZeroExtend<u8>();
|
|
const auto masks = DecodeBitMasks(N, imms, immr, false);
|
|
if (!masks) {
|
|
return ReservedValue();
|
|
}
|
|
|
|
const size_t datasize = sf ? 64 : 32;
|
|
const auto src = X(datasize, Rn);
|
|
|
|
auto bot = ir.And(ir.RotateRight(src, ir.Imm8(R)), I(datasize, masks->wmask));
|
|
auto top = ir.ReplicateBit(src, S);
|
|
|
|
top = ir.And(top, I(datasize, ~masks->tmask));
|
|
bot = ir.And(bot, I(datasize, masks->tmask));
|
|
|
|
X(datasize, Rd, ir.Or(top, bot));
|
|
return true;
|
|
}
|
|
|
|
bool TranslatorVisitor::BFM(bool sf, bool N, Imm<6> immr, Imm<6> imms, Reg Rn, Reg Rd) {
|
|
if (sf && !N) {
|
|
return ReservedValue();
|
|
}
|
|
|
|
if (!sf && (N || immr.Bit<5>() || imms.Bit<5>())) {
|
|
return ReservedValue();
|
|
}
|
|
|
|
const u8 R = immr.ZeroExtend<u8>();
|
|
const auto masks = DecodeBitMasks(N, imms, immr, false);
|
|
if (!masks) {
|
|
return ReservedValue();
|
|
}
|
|
|
|
const size_t datasize = sf ? 64 : 32;
|
|
const auto dst = X(datasize, Rd);
|
|
const auto src = X(datasize, Rn);
|
|
|
|
const auto bot = ir.Or(ir.And(dst, I(datasize, ~masks->wmask)), ir.And(ir.RotateRight(src, ir.Imm8(R)), I(datasize, masks->wmask)));
|
|
|
|
X(datasize, Rd, ir.Or(ir.And(dst, I(datasize, ~masks->tmask)), ir.And(bot, I(datasize, masks->tmask))));
|
|
return true;
|
|
}
|
|
|
|
bool TranslatorVisitor::UBFM(bool sf, bool N, Imm<6> immr, Imm<6> imms, Reg Rn, Reg Rd) {
|
|
if (sf && !N) {
|
|
return ReservedValue();
|
|
}
|
|
|
|
if (!sf && (N || immr.Bit<5>() || imms.Bit<5>())) {
|
|
return ReservedValue();
|
|
}
|
|
|
|
const u8 R = immr.ZeroExtend<u8>();
|
|
const auto masks = DecodeBitMasks(N, imms, immr, false);
|
|
if (!masks) {
|
|
return ReservedValue();
|
|
}
|
|
|
|
const size_t datasize = sf ? 64 : 32;
|
|
const auto src = X(datasize, Rn);
|
|
const auto bot = ir.And(ir.RotateRight(src, ir.Imm8(R)), I(datasize, masks->wmask));
|
|
|
|
X(datasize, Rd, ir.And(bot, I(datasize, masks->tmask)));
|
|
return true;
|
|
}
|
|
|
|
bool TranslatorVisitor::EXTR(bool sf, bool N, Reg Rm, Imm<6> imms, Reg Rn, Reg Rd) {
|
|
if (N != sf) {
|
|
return UnallocatedEncoding();
|
|
}
|
|
|
|
if (!sf && imms.Bit<5>()) {
|
|
return ReservedValue();
|
|
}
|
|
|
|
const size_t datasize = sf ? 64 : 32;
|
|
|
|
const IR::U32U64 m = X(datasize, Rm);
|
|
const IR::U32U64 n = X(datasize, Rn);
|
|
const IR::U32U64 result = ir.ExtractRegister(m, n, ir.Imm8(imms.ZeroExtend<u8>()));
|
|
|
|
X(datasize, Rd, result);
|
|
return true;
|
|
}
|
|
|
|
} // namespace Dynarmic::A64
|