mirror of
https://github.com/azahar-emu/dynarmic
synced 2025-11-09 16:40:03 +01:00
47 lines
1.4 KiB
C++
47 lines
1.4 KiB
C++
/* This file is part of the dynarmic project.
|
|
* Copyright (c) 2016 MerryMage
|
|
* SPDX-License-Identifier: 0BSD
|
|
*/
|
|
|
|
#include "frontend/A32/translate/impl/translate_arm.h"
|
|
|
|
namespace Dynarmic::A32 {
|
|
|
|
// PKHBT<c> <Rd>, <Rn>, <Rm>{, LSL #<imm>}
|
|
bool ArmTranslatorVisitor::arm_PKHBT(Cond cond, Reg n, Reg d, Imm<5> imm5, Reg m) {
|
|
if (n == Reg::PC || d == Reg::PC || m == Reg::PC) {
|
|
return UnpredictableInstruction();
|
|
}
|
|
|
|
if (!ConditionPassed(cond)) {
|
|
return true;
|
|
}
|
|
|
|
const auto shifted = EmitImmShift(ir.GetRegister(m), ShiftType::LSL, imm5, ir.Imm1(false)).result;
|
|
const auto lower_half = ir.And(ir.GetRegister(n), ir.Imm32(0x0000FFFF));
|
|
const auto upper_half = ir.And(shifted, ir.Imm32(0xFFFF0000));
|
|
|
|
ir.SetRegister(d, ir.Or(lower_half, upper_half));
|
|
return true;
|
|
}
|
|
|
|
// PKHTB<c> <Rd>, <Rn>, <Rm>{, ASR #<imm>}
|
|
bool ArmTranslatorVisitor::arm_PKHTB(Cond cond, Reg n, Reg d, Imm<5> imm5, Reg m) {
|
|
if (n == Reg::PC || d == Reg::PC || m == Reg::PC) {
|
|
return UnpredictableInstruction();
|
|
}
|
|
|
|
if (!ConditionPassed(cond)) {
|
|
return true;
|
|
}
|
|
|
|
const auto shifted = EmitImmShift(ir.GetRegister(m), ShiftType::ASR, imm5, ir.Imm1(false)).result;
|
|
const auto lower_half = ir.And(shifted, ir.Imm32(0x0000FFFF));
|
|
const auto upper_half = ir.And(ir.GetRegister(n), ir.Imm32(0xFFFF0000));
|
|
|
|
ir.SetRegister(d, ir.Or(lower_half, upper_half));
|
|
return true;
|
|
}
|
|
|
|
} // namespace Dynarmic::A32
|